

Ares-2 (LAR-2)

AMD CEZANNE Schematics

RESISTOR

Symbol name	Value	Tolerance (J: 5%, F: 1%, D: 0.5%, B: 0.1 %)	Rating 0402=> 1/16W, 25V 0603 => 1/16W, 75V 0805 => 1/10W, 100V	Size 2=>0402, 3=>0603, 5=>0805, 6=>1206, 0=>1210
10KR3	10K Ohm	If no letter, it means J: 5%	1/16W, 75V	0603
33D3R5	33.3 Ohm	If no letter, it means J: 5%	1/10W, 100V	0805
1KR3F	1K Ohm	F: 1%	1/16W, 75V	0603

The naming rule is value + R + size + tolerance
For the value, it can be read by the number before R. (R means resistor)
For the tolerance, it can be read from the last letter.
For the rating, we don't show on the symbol name.
For the size, R2=>0402, R3=>0603, R5=>0805,....

CAPACITOR

Symbol name	Value	Tolerance (M: +/-20, K: +/-10, Z: +80/-20)	Rating	Size 2=>0402, 3=>0603, 5=>0805, 6=>1206, 0=>1210
SCD1U10V2MX-1	0.1uF	M/X5R	10V	0402
SC10U6D3V5MX	10uF	M/X5R	6.3V	0805
SC2D2U16V5ZY	2.2uF	Z/Y5V	16V	0805

The naming rule is
Capacitor type + value + rating + size + tolerance + material
SCD1U10V2MX-1
SC=> SMT Ceramic, TC=> POS cap or SP cap
D1U => 0.1uF
10V => the voltage rating is 10V
2=> 0402, 3=>0603, 5=>0805
M=>tolerance M, K, Z
X=> X7R/X5R, Y=> Y5V
-1 => symbol version, nonsense to EE characteristic

DESCRIPTION

BOM control parts :
TEXT with PURPLE color near part reference



BOM control name
Part reference
Symbol name

DY	DUMMY
PCBID	PCB NO. control for SW
SKUID	CPU Type change for SW
MEM_IDx_x	Memory ID for SW
DDR4_CTRL	SDP DDP setting
SDP/DDP	Select single DIE (SDP) Dual DIE(DDP)
HDT	Debug Connectors
EMC	For EMC test request
PSL	KBC PSL model control
YOGA,YOGA2	YOGA model setting
ZZ	For Test Piont /Hole /ShortPad
MS	Modern stand by
DASH/NON_DASH	DASH function control
YOGA/CLAMSHELL	YOGA/CLAMSHELL control
dTPM/fTPM	TPM/NON_TPM control
WOV/NON_WOV	WOV control

LAR2 CZ

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

COVER PAGE

Size
A3


Document Number
LAR-2 CZ

Rev
-2

Date: Wednesday, July 28, 2021Sheet 1 of 106

AMD CEZANNE Block Diagram

Project Code: 4PD0P7010001
PCB(Raw Card): 203088-SD



PCB Layer Stackup	
10 Layers	
L1: Component (TOP)	
L2: GND	
L3: Signal	
L4: GND	
L5: Signal	
L6: Signal	
L7: GND	
L8: Signal	
L9: GND	
L10: Component (BOTTOM)	
Battery Charger/Selector	
BQ25710RSNR	44
20V_VINT_IN	19V_DCRATOUT
System DC/DC 5V	
SY8288CRAC	45
19V_DCRATOUT	5V_SS
19V_DCRATOUT	5V_AUX_S5
System DC/DC 3D3V	
SY8288BRAC	45
19V_DCRATOUT	3D3V_SS
19V_DCRATOUT	3D3V_AUX_S5
VCORE	
MP2945GU	46
VCORE	
MP8690I	47
19V_DCRATOUT	1V_CPU_CORE
VDDCR_SOC	
MP8690I	48
19V_DCRATOUT	1V_VDDCR_SOC
50	
DC/DC 1D2V_S3	
RT8231CGQW	51
19V_DCRATOUT	1D2V_S3
DC/DC 0D6V_VREF_S0	
RT8231CGQW	51
1D2V_S3	0D6V_VREF_S0
DC/DC 2D5V_S5	
APL5934	51
5V_SS	2D5V_S3
DC/DC 0D75V_S5	
RT5753	52
3D3V_S5	0D75V_S5
DC/DC 0D75V_S0	
RT5753	52
3D3V_S5	0D75V_S0
DC/DC 1D8V_S5	
SY8386RHC	53
19V_DCRATOUT	1D8V_S5

SSID = PCH

SSD1 M.2 (PCIE)

```

63      SSD_PCIE_RX_P0      >>>>
63      SSD_PCIE_RX_N0      >>>>
63      SSD_PCIE_RX_P1      >>>>
63      SSD_PCIE_RX_N1      >>>>

63      SSD_PCIE_RX_P2      >>>>
63      SSD_PCIE_RX_N2      >>>>

63      SSD_PCIE_RX_P3      <<<<
63      SSD_PCIE_RX_N3      <<<<

63      SSD_PCIE_TX_CON_P0  >>>>
63      SSD_PCIE_TX_CON_N0  >>>>
63      SSD_PCIE_TX_CON_P1  >>>>
63      SSD_PCIE_TX_CON_N1  >>>>

63      SSD_PCIE_TX_CON_P2  >>>>
63      SSD_PCIE_TX_CON_N2  >>>>

63      SSD_PCIE_TX_CON_P3  <<<<
63      SSD_PCIE_TX_CON_N3  <<<<

```

SD CARD

```

33 SD_PCIE_RX_N
33 SD_PCIE_RX_P
33 SD_PCIE_TX_C_N
33 SD_PCIE_TX_C_P

```

NIC GLAN

```

31 LAN_PCIE_RX_N
31 LAN_PCIE_RX_P
31 LAN_PCIE_TX_C_P
31 LAN_PCIE_TX_C_N

```

WLAN

```

61 WLAN_PCIE_RX_N
61 WLAN_PCIE_RX_P
61 WLAN_PCIE_TX_CON_N
61 WLAN_PCIE_TX_CON_P

```

IR CAMARA

```

56  CCD_PCIE_RX_N
56  CCD_PCIE_RX_P
56  CCD_PCIE_TX_C_N
56  CCD_PCIE_TX_C_P

```

M.2 SSD1 (PCIE)

IR CAMARA

SD CARD

NIC GLAN

WLAN

M.2 SSD1 (PCIe)

IR CAMARA

SD CARD

NIC GLAN

WLAN

www.teknisi-indonesia.com

RENOIR-FP6-GP
ZZ.00CPU.421

LAR2 CZ

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (PCIe/SATA)Size
A3

Document Number

LAR-2 CZ

-2

Date: Wednesday, July 28, 2021

Sheet 3 of 106

D

C

B




A

(Blanking)


LAR2 CZ

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title		
CPU (RSVD)		
Size	Document Number	Rev
A4	LAR-2 CZ	-2
Date:	Wednesday, July 28, 2021	Sheet 4 of 106


SSID = CPU




SSID = CPU



ADD and CLK on the sam layer




DM, DQ & DQS on the same layer



ADD, CMD, CTL, 40Ω
DATA CHECK, 50Ω
Misc. 40~60Ω
DDR CLK, 72Ω
DQS, 80Ω

DM, DQ & DQS on the same layer



Signal GRP	Signal			
Clocks	CLK			
Address	ADD	BANK	BG	
Command	RAS_L	CAS_L	WE_L	ACT
Control	CKE	ODT	CS_L	
Data	Data	DM	DQS	
Misc.	M_RESET_L	M_EVENT_L	M_ALERT	
M_PAROUT				

LAR2 CZ

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title CPU (DDR4 CHB)


Size A3 Document Number LAR-2 CZ Rev -2

Date: Wednesday, July 28, 2021 Sheet 6 of 106

SVI	FP4 – Bristol Ridge	FP5 – Raven Ridge
Supply 1	VDDCR_CPU – x86 Cores	VDDCR_VDD – x86 Cores, GPU
Supply 2	VDDCR_NB – Rest Of Chip	VDDCR_SOC – Rest Of Chip
Supply 3	VDDCR_GFX – GPU	N/A
Sum@15W	TDC: 56A, EDC: 87A	TDC: 45A, EDC: 58A

Table 5. FP6 Processor Voltage Supply Currents

Supply ¹	Nominal Voltage at Pkg Ball (V) ²	Condition	SYSTEM_CONFIGURATION					
			1 10W	2 15W	3 25W	4 35W	5 45W	6 54W
VDDCR_VDD	Variable (0.65–TBD) ⁵	TDC ³	20	33	44	51		58
		EDC	34	50	70	90		96
		Max Loadstep ⁴	29	43	65	76		84
VDDCR_SOC	Variable (0.7–TBD) ⁵	TDC ³	10	13			15	
		EDC	13	17			20	
		Max Loadstep ⁴						
VDDIO_MEM_S3 ⁶	1.10	TDC				6.00		
	1.20	TDC				6.00		
	1.10	TDC				1.00		
VDDIO_VPH ⁷	1.20	TDC				1.00		
	1.80	TDC				2.00		
	0.75	TDC				2.00		
VDDP_S5	0.75	TDC				2.00		
VDD_18	1.80	TDC				2.50		
VDD_18_S5	1.80	TDC				1.00		
VDD_33	3.30	TDC				0.25		
VDD_33_S5	3.30	TDC				0.25		
VDDIO_AUDIO	1.20	TDC				0.20		
	1.50	TDC				0.20		
	1.80	TDC				0.20		
VDDBT_RTC_G	3.00	TDC				4.5μA		




15.3.5 VDDIO_VPH Power Delivery and Decoupling

VDDIO_VPH is the dedicated supply voltage for DisplayPort 0 and PCIe phys. When DisplayPort 0 is used for eDP, the source of VDDIO_VPH can be the same source as VDDIO_MEM_S3. This allows lower power and better battery life. When DisplayPort 0 is used for DP or TMDs, the source of VDDIO_VPH can be the same source as VDD_18.


```

96 CPU_SMB_SDA  <--
96 CPU_SMB_SCL  <--

```



VSS








teknisi-indonesia.com

LAR2 CZ

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			CPU (VSS)	
Size			Document Number	
A3			LAR-2 CZ	
Date:			Wednesday, July 28, 2021	
Rev			-2	
Sheet			9 of 106	

1V_VDDCORE AMD_FP6_25W



RED:ADN
YELLOW:DY
GREEN:PC1088 + PC1004 + PC1056 + PC1057 078.22410.05F1 (22uF/0402)
23301629_3C

1V_VDDCR_SOC







Table 110. Decoupling Capacitors for Processor Power

Capacitor		VDDCR	VDDCR_SOC	VDDIO_MEM_S31, 2	VDDP	VDDP_S5	VDD_18	VDD_18_S5	VDD_33_S5	VDD_33	VDDIO_AUDIO	VDDBT_RTC_G
Value	Package Size / Material											
22 μ F	0603 X5R	16BU	7BU	9BU	2BO	1BO	1BO	1BO	1BO	1BO	1BO	-
1.0 μ F	0402 X5R	-	1BU	2BU	4BU + 4BO	2BU + 1BO	1BU + 1BO	1BU + 1BO	1BU + 1BO	1BU + 1BO	1BU	1BU
0.22 μ F	0402 X5R	-	-	4(split)	-	-	-	-	-	-	-	1BU
180 pF	0402 C0G NP0	1BU	1BU	1BU + 2(split)	1BU	-	-	-	-	-	-	-

LAR2 CZ

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (POWER CAP2)

Size A4

Document Number

LAR-2 CZ


Rev

-2

Date: Wednesday, July 28, 2021

Sheet 11 of

106



5

4

3

2

1

D

D

C

C

B

B

A

A

(Blanking)

LAR2 CZ

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>DDR (RSVD)</div>		
Size <div>A4</div>	Document Number <div>LAR-2 CZ</div>	Rev <div>-2</div>
Date: Wednesday, July 28, 2021		Sheet 14 of 106

5

4

3

2







1

(Blanking)

LAR2 CZ

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>FCH (RSVD)</div>		
Size <div>A4</div>	Document Number <div>LAR-2 CZ</div>	Rev <div>-2</div>
Date: Wednesday, July 28, 2021		Sheet 15 of 106

Main Func = USB



LAR2 CZ

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

FCH (USB/Camera/RSVD)

Size A3 Document Number

LAR-2 CZ


Date: Wednesday, July 28, 2021

Rev -2


Sheet 18 of 106

(Blanking)

LAR2 CZ

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<i>FCH (RSVD)</i>		
Size A4	Document Number LAR-2 CZ	Rev -2
Date: Wednesday, July 28, 2021	Sheet 19 of	106

STRAP PINS



	PIN SPI_CLK NET SPI_CLK_ROM	PIN SYS_RESET_L//AGPIO1 NET SYS_RST#_CPU
PULL HIGH	Configured for internal clock-generator 10kΩ(± 5%) pull-up resistor to VDD_18 (DEFAULT)	Normal powerup / reset timing 10KΩ(± 5%) pull-up resistor to VDD_33_S5 (DEFAULT)
PULL LOW	Reserved	Reserved

LAR2 CZ

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

FCH (Strap)

Size
A4

Document Number
LAR-2 CZ

Rev
-2

Date: Wednesday, July 28, 2021Sheet 20 of 106

(Blanking)

LAR2 CZ

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>FCH (RSVD)</div>		
Size <div>A4</div>	Document Number <div>LAR-2 CZ</div>	Rev <div>-2</div>
Date: Wednesday, July 28, 2021		Sheet 21 of 106


(Blanking)

LAR2 CZ

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<i>FCH (RSVD)</i>		
Size A4	Document Number LAR-2 CZ	Rev -2
Date: Wednesday, July 28, 2021	Sheet 22 of	106

(Blanking)

LAR2 CZ

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
CPU (RSVD)		
Size A4	Document Number LAR-2 CZ	Rev -2
Date: Wednesday, July 28, 2021	Sheet 23 of	106

Thermal Sensor

Sensor	Target
U2601	SSD
U2603	DIMM
Q2601	CPU
Q2602	Charger




CPU backside or inside the socket

CPU TEMP:
H_THERMDA and H_THERMDC routing 10mil trace width and spacing. Locate Capacity near Thermal diode.

ALERT# / T_CRIT# Pull-up Resistor v.s. Alert temperature (°C)


NCT7717U Table:		NCT7718W Table:					
R2630		R2621 \ R1633	2.0K	7.5K	10.5K	14.0K	18.7K
2.0K	75	(R1632)	77	87	97	107	117
7.5K	90	2.0K	79	89	99	109	119
10.5K	100	7.5K	81	91	101	111	121
14.0K	105	10.5K	83	93	103	113	123
18.7K	110	14.0K	85	95	105	115	125
		18.7K					



ALERT# point hardware power-on setting

The default value could be set after power up 100ms by different pull-up resistor of ALERT# pin:







PULL-UP RESISTOR		TEMPERATURE (°C)
ALERT	2kΩ	75
	7.5kΩ	90
	10.5kΩ	100
	14kΩ	105
	18.7kΩ	110



FAN Controller

NCT7718W 's maximum power consumption can be xxx mA (TBD)


Layout NOTE:
VDD trace width: 20 mil less




PURE_HW_SHUTDOWN# logic table


signal name	Sys. Temp < Ref. Temp	Sys. Temp > Ref. Temp
RT_COMP_OUT	High	Low
PURE_HW_SHUTDOWN#	High	Low

ID	Target	Function
RT2601		
RT2602		
RT2603		
RT2605		
RT2606		
RT2607		
RT2608		






www.teknisi-indonesia.com




Main Func = AUDIO

27 AUD_SPK_R_P
27 AUD_SPK_R_N
27 AUD_SPK_L_N
27 AUD_SPK_L_P



SPEAKER CONN




Near SPK1 (SPEAKER)

AFTP2901	1	AUD_SPK_L_P
AFTP2902	1	AUD_SPK_L_N
AFTP2903	1	AUD_SPK_R_P
AFTP2904	1	AUD_SPK_R_N


LAR2 CZ

BLANK


LAR2 CZ

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title LAN (RSVD)		
Size A4	Document Number LAR-2 CZ	Rev -2
Date: Wednesday, July 28, 2021	Sheet 32 of	106



Main Func = Card Reader



These test pins trace should be short and close to connector




Card Reader Connector




BLANK

LAR2 CZ

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title USB (RSVD)		
Size A4	Document Number LAR-2 CZ	Rev -2
Date: Wednesday, July 28, 2021		Sheet 34 of 106

Main Func = USB Charger


For USB3.0 System Port3 (For AOU)




U3501 074.17020.0093 OBS-> 074.17020.M001/ 074.17020.M002
BOM control to SL50Q67167AA/ SL50Q67168AA_SB
SN1702001RTER is not equivalent device of TPS2546RTER
Current Limit Target : 2.3A (2.1-2.45A)
TABLE of AOU port: U3501

	Vendor	Vendor P/N	Wistron P/N
1st	TI	SN1702001RTER (PG 1.1)	074.17020.0093
2nd	Pericom	PI5USB2546HZHEX	074.52546.0D73

SL50Q67167AA
SL50Q67168AA




For USB3.0 System Port4



Continous Current Limit 1.5A
TABLE of USB 3.0 port: U3502

	Vendor	Vendor P/N	Wistron P/N
1st	GMT	G517F1T12U	074.51712.009F
2nd	SILERGY	SY6288C20AAC	074.06288.007B

074.09742.0A9F
074.51712.009F
074.06288.007B







Please confirm VIH voltage level of G517F1T12U EN pin, DP_DIGON is 1.8V level.

LAR2 CZ


Main Func = USB3.0 Port3 w/ AOU

Main Func = USB3.0 Port4




BLANK

LAR2 CZ

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title USB (RSVD)		
Size A4	Document Number LAR-2 CZ	Rev -2
Date: Wednesday, July 28, 2021	Sheet 37 of	106

Power



HUB




World Facing Camera




Smart card




TS



USB2 HUB



EVT ASM



LAR2 CZ

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	USB (USB Redriver/Hub)
-------	-------------------------------

Size A3	Document Number LAR-2 CZ	Rev -2
------------	------------------------------------	------------------



Date: Wednesday, July 28, 2021 Sheet 38 of 106

(Blanking)

LAR2 CZ




<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>Sequence (RSVD)</div>		
Size <div>A4</div>	Document Number <div>LAR-2 CZ</div>	Rev <div>-2</div>
Date <div>Wednesday, July 28, 2021</div>	Sheet <div>39</div>	of <div>106</div>

Power Sequence




Add U4003 circuit for S5 power consumption

EC_ON_S5_PD



Delay for S0_PWRGD to VCORE_EN




3D3V_LAN_S5
3D3V_S5 Consumption
Peak current x.xA

(Blanking)


LAR2 CZ

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Sequence (RSVD)		
Size A4	Document Number LAR-2 CZ	Rev -2
Date: Wednesday, July 28, 2021	Sheet 41 of	106

Main Func = M-BAT Input
Main Func = BAT Reset




OFFPAGE - PIC - EE



```

Set REG80C[7] = 0, to disable the EN_CSM0LIM.
Set REG80C0[1] = 1.
Set REG80C0[2] = 1.
Ground ILM_HZ pin.
Device will transition out of FTM mode with host control by:
Set REG80C0[2] = 0.
Pull ILM_HZ pin to high.
Device exits FTM to back to host operation (through VDDPG or IOPPG).

```



$$V_{PSYS} = R_{PSYS} \times K_{PSYS} (V_{ACP} \times I_N + V_{BAT} \times I_{BAT}) \quad PWR_CHG_ACND$$


	V (1LO)	P86423
500mA	1.2V	402K
1.0A	1.4V	332K
1.5A	1.6V	280K
2.0A	1.8V	237K
3.0A	2.2V	174K
2.35A	2.30V	163K

Inductor	R (IADP)	Fsw at POR
1.0uH	93K ohm	1200KHz
1.5uH	110K ohm	800KHz
2.2uH	137K ohm	800KHz
3.3uH	169K ohm	800KHz


Reserve for Power tes

0505
huiver: 7





OFFPAGE-Signal



OFFPAGE-GAP








EN rating 25V
EN Rising Threshold : 0.8V
Ilimt : 8A



LAR2 CZ




緯創資通 Wistron Corporation 21F, 8R, Sec.1, Hsin Tai Wu Rd., Hsuehshan, Taipei Hsien 221, Taiwan, R.O.C.	
Title	POWER(SY8288B&SY8288C_3D3V/5V)
Size A2	Document Number LAR-2 CZ
Date	Wednesday, July 26, 2021
Sheet	45 of 108
Rev	-2

OFFPAGE




www.teknisi-indonesia.com


OFFPAGE




PHASE1



PHASE3



PHASE2




FP6 15W
CPU CORE
TDC : 33A
Iccmax : 90A
OCP < 112.5A

Table 8. FP6 Processor Voltage Supply Currents for AMD Family 19h Models 50h-5Fh Processors


Supply ¹	Nominal Voltage at Pkg Ball (V) ²	Condition	SYSTEM CONFIGURATION					
			1	2	3	4	5	6
VDDCR_VDD	Variable (0.6-1.55) ⁵	TDC ³	20	33	44	51	45	58
		EDC	70	90	95	105	110	110
		Max Loadstep ⁴	60	74	80	90	95	95
VDDCR_SOC	Variable (0.6-1.55) ⁵	TDC ³	10	0	12	15	15	15
		EDC	13	17	17	20	20	20
		Max Loadstep ⁴	10	13	13	15	15	15

OFFPAGE

Main Func = CPU_CORE



46 PWR_VDDNB_PWM >>
46,47 PWR_VCORE_VTEMP <<
46 PWR_VDDNB_CS <<



Closs to PU4801

$I_{dc} = 18A$ $I_{sat} = 31A$
 $DCR = 3.28m\ ohm$ 7% Torlence
 $6.8 * 7.4 * 1.8\ mm$

FP6_25W
CPU_SOC
TDC : 13A
Iccmax : 17A
OCP < 21.25A

PANASONIC
ESR: 6 mohm

PANASONIC
ESR: 6 mohm

LAR2 CZ

緯創資通 Wistron Corporation		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		MP86901_VDDCR_SOC(3/3)	
Size	Document Number	LAR-2 CZ	Rev
Date:	Wednesday, July 28, 2021	Sheet 48 of 106	-2

54321

D

D

C

C

(Blanking)

B

B

A

A

LAR2 CZ


<div><div>緯創資通</div><div>Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>Power (RSVD)</div>		
Size <div>A4</div>	Document Number <div>LAR-2 CZ</div>	Rev <div>-2</div>
Date <div>Wednesday, July 28, 2021</div>	Sheet 49 of 106	

(Blanking)

LAR2 CZ

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title Power (RSVD)		
Size A4	Document Number LAR-2 CZ	Rev -2
Date: Wednesday, July 28, 2021	Sheet 50 of	106




OFFPAGE-GAP





(Blanking)

LAR2 CZ





		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title POWER(RSVD)			
Size A4	Document Number LAR-2 CZ		Rev -2
Date:	Wednesday, July 28, 2021		Sheet 54 of 106




05601 change from 83.01294.011 to 083.01294.0011
083.01294.0011 LIT KEEP
-> 083.00040.0081
083.00040.0081-> 083.01294.0011 change to 75.00054.A7D
EVT verify!!



	C1601	C1602	
TA111EM	082.30006.0941	8pF	8pF
TA111EM	082.30006.0531	8pF	8pF
W050N7C	082.30006.0561	8pF	8pF



SSID = HDMI



(Blanking)

LAR2 CZ

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title Display (RSVD) DP / DVI		
Size A4	Document Number LAR-2 CZ	Rev -2
Date: Wednesday, July 28, 2021	Sheet 58 of	106

(Blanking)


LAR2 CZ

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>Display (RSVD)</div>		
Size <div>A4</div>	Document Number <div>LAR-2 CZ</div>	Rev <div>-2</div>
Date <div>Wednesday, July 28, 2021</div>	Sheet <div>59</div>	of <div>106</div>

5	4	3	2	1
E				
D				
C				
B				
A				

(Blanking)





LAR2 CZ


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title INT IO (RSVD)		
Size A4	Document Number LAR-2 CZ	Rev -2
Date: Wednesday, July 28, 2021	Sheet 60 of	106

(Blanking)

LAR2 CZ

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>INT IO (RSVD)</div>		
Size <div>A4</div>	Document Number <div>LAR-2 CZ</div>	Rev <div>-2</div>
Date: Wednesday, July 28, 2021		Sheet 62 of 106





Keyboard Connector


Keyboard Backlight

ClickPad Connector



Near ClickPad CONN (TPAD1)

AFTP6529	1	AFTE14P-GP	PAD_DISABLE
AFTP6521	1	AFTE14P-GP	IPD_SDA_TPAD
AFTP6522	1	AFTE14P-GP	IPD_SCL_TPAD
AFTP6523	1	AFTE14P-GP	PAD_RESET_N
AFTP6524	1	AFTE14P-GP	3D3V_S0_CP_R
AFTP6525	1	AFTE14P-GP	CPU_I2C_SDA_TP
AFTP6526	1	AFTE14P-GP	TP_SMB_SCL_TPAD
AFTP6527	1	AFTE14P-GP	TP_SMB_SDA_TPAD
AFTP6531	1	AFTE14P-GP	CPU_I2C_SCL_TP
AFTP6528	1	AFTE14P-GP	

MB to SENSOR BD



Co-Layout




Default camera direction is, LED on the right side of Lens/CMOS.


Pin4 supply = High : Normal image (default, and if this pin not be connected = normal image)

Pin4 supply = Low : Upside down image (means if we can rotate camera module 180 degree = LED on left side, use this mode)

Near SENSOR BD CONN (SNBD1)



Near World Facing Camera CONN (WFCAM1)




LAR2 CZ

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **IO BOARD CONN (SNBD/WFCAM)**

Size Custom Document Number **LAR-2 CZ** Row **-2**

Date: Wednesday, July 26, 2021 Sheet 66 of 106




Pin1 need place at "Upper Right Corner"

LID_CLOSE_N : NB Lid function
SENSOR_LID_OPEN#: Tablet detect function

Pin Configuration

TOP VIEW (pads not visible)



LAR2 CZ

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Sensor (Hall-Sensor)

Size
A4

Document Number





LAR-2 CZ

Rev
-2

Date: Wednesday, July 28, 2021



Sheet 67 of 106

SSID = DEBUG PORT



20.F1722.020: Dummy Pad with solder mask is ZZ.F1722.02001


Layout Note: Place near trace separated point.



DBG1: EVT stage要上

20.D0075.110: Dummy Pad with solder mask is ZZ.00PAD.Y41
DB1 Optional: New one smaller LPC connector is 20.F1180.010.

20.F1180.010: Dummy Pad with solder mask is ZZ.00PAD.GV1



LAR2 CZ

緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Debug (LPC/HDT)		
Size A4	Document Number LAR-2 CZ	Rev -2
Date: Wednesday, July 28, 2021	Sheet 68	of 106

D

D

C

C

B

B

A

A

www.teknisi-indonesia.com

(Blanking)

LAR2 CZ

<div>緯創資通</div>		<div>Wistron Corporation</div>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<div>Sensor (RSVD)</div>			
Size A4	Document Number <div>LAR-2 CZ</div>		Rev <div>-2</div>
Date:	Wednesday, July 28, 2021		Sheet 69 of 106




TABLE for Angle Detection (U7001): Tri-axis Digital Accelerometer

P/N	ADDR_SEL1	Address (7bit)
ST LIS2DH12TR	H	19h (7bit)
	L	18h (7bit)

← LOGIC (MB)
(SENSOR BD)

TABLE

CS	Mode Selection
H	I2C Mode
L	SPI Mode

← LOGIC

TABLE of G-Sensor (U7001)

Vendor	P/N	Wistron P/N
ST	LIS2DH12TR	074.LIS2D.M001

SL80R44823AA




TABLE for ITS Detection (U7003): Tri-axis Digital Accelerometer

P/N	ADDR_SEL3	Address (8bit)
ST LIS2DWLTR	H	32h (W) & 33h (R)
	L	30h (W) & 31h (R)

← LOGIC

TABLE


CS	Mode Selection
H	I2C Mode
L	SPI Mode

← LOGIC

TABLE of G-Sensor (U7003)

Vendor	P/N	Wistron P/N
ST	LIS2DWLTR	074.LIS2D.0080
BOSCH	BMA280	074.00280.0AB0

SS30R38657AA
SS30W75630AA Use it at EC side only



TABLE

CS	Mode Selection
H	I2C Mode
L	SPI Mode



← LOGIC

TABLE of G-Sensor (U7004)

Vendor	P/N	Wistron P/N
ST	LIS2DWLTR	074.LIS2D.0080
BOSCH	BMA280	074.00280.0AB0


SS30R38657AA
SS30W75630AA Use it at EC side only

LAR2 CZ



To TYPEC USB3

HOST (From CPU)



I2C_EN: 1=I2C enabled
VIO_SEL: 0 = 3.3-V configuration I/O voltage, 3.3-V I 2C interface (Default)
SWAP: 0 - Do not swap channel directions and EQ settings (Default)
UEQ0/A0 and UEQ1/A1:FF

LAR2 CZ

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title THUNDERBOLT RE TIMER(1/2)

Size A3 Document Number LAR-2 CZ Rev -2

Date: Wednesday, July 28, 2021 Sheet 71 of 106

BLANK

LAR2 CZ

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>	
Title <div>THUNDERBOLT RE TIMER(2/2)</div>	
Size <div>A4</div>	Document Number <div>LAR-2 CZ</div>
Date <div>Wednesday, July 28, 2021</div>	Rev <div>-2</div>
Sheet 72 of 106	

083.20F30.008H->83.R2004.G8F EVT_20201028 HT limit
HT limit location D7302 83.R2004.G8F

D7301,D7302	Part Number	Vendor Part Number
Main source	083.20F30.008H	ONSEMI NSR20F30NXT5G
2nd source	083.20301.008F	VISHAY VSKY20301608




TABLE	IZC Addressing - ADCIN2
IZC1 (to EC)	TYPE-C PORT A 0X46/0X47
	TYPE-C PORT B 0X4E/0X4F
IZC2 (to CPU)	TYPE-C PORT A 0X70/0X71
	TYPE-C PORT B 0X7E/0X7F
















TABLE BUSPOWER Configuration - ADCIN1				DVI = R2/(R1+R2)	
SPI_MISO	DIV MIN	DIV MAX	Dead_Battery	Default_Config	
1	0	0.18	BP_NoResponses	SAFE	
1	0.2	0.28	BP_WaitFor3V3_Internal	SAFE	
1	0.3	0.38	BP_ECWait_Internal	(infinitely wait for patch) ==SAFE	
1	0.4	0.48	BP_WaitFor3V3_External	SAFE	
1	0.5	0.58	BP_ECWait_Internal	(infinitely wait for patch) ==SAFE	
1	0.6	1	BP_NoWait (No Switch is closed)	SAFE	
0	0	0.08	BP_NoResponse(8S Device)	0	
0	0.1	0.18	BP_NoResponse	1	
0	0.2	0.28	BP_NoWait	2	
0	0.3	0.38	BP_ECWait_Internal	(infinitely wait for patch until it PTCI) ==SAFE	
0	0.4	0.48	BP_NoWait	3	
0	0.5	0.58	BP_ECWait_Internal	(infinitely wait for patch until it PTCI) ==SAFE	
0	0.6	0.68	BP_NoWait	4	
0	0.7	0.78	RSVD	RSVD	
0	0.8	0.88	RSVD	RSVD	
0	0.9	1.0	BP_NoWait	5	







SEL
Logic Low = D+/D- to USB+/USB-
Logic High = D+/D- to MHL+/MHL-



teknisi-indonesia.com



(Blanking)

LAR2 CZ

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title GPU (RSVD)		
Size A4	Document Number LAR-2 CZ	Rev -2
Date: Wednesday, July 28, 2021	Sheet 76 of	106

(Blanking)

LAR2 CZ

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>GPU (RSVD)</div>		
Size <div>A4</div>	Document Number <div>LAR-2 CZ</div>	Rev <div>-2</div>
Date: Wednesday, July 28, 2021		Sheet 77 of 106

(Blanking)

LAR2 CZ

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>GPU (RSVD)</div>		
Size <div>A4</div>	Document Number <div>LAR-2 CZ</div>	Rev <div>-2</div>
Date <div>Wednesday, July 28, 2021</div>	Sheet <div>78</div> of <div>106</div>	

(Blanking)

LAR2 CZ

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>GPU (RSVD)</div>		
Size <div>A4</div>	Document Number <div>LAR-2 CZ</div>	Rev <div>-2</div>
Date <div>Wednesday, July 28, 2021</div>	Sheet <div>79</div>	of <div>106</div>

(Blanking)

LAR2 CZ

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>GPU (RSVD)</div>		
Size <div>A4</div>	Document Number <div>LAR-2 CZ</div>	Rev <div>-2</div>
Date <div>Wednesday, July 28, 2021</div>	Sheet <div>80</div>	of <div>106</div>


(Blanking)

LAR2 CZ

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title GPU (RSVD)		
Size A4	Document Number LAR-2 CZ	Rev -2
Date: Wednesday, July 28, 2021	Sheet 81 of	106

(Blanking)

LAR2 CZ

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title GPU (RSVD)		
Size A4	Document Number LAR-2 CZ	Rev -2
Date: Wednesday, July 28, 2021	Sheet 82 of	106

(Blanking)

LAR2 CZ

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title GPU (RSVD)		
Size A4	Document Number LAR-2 CZ	Rev -2
Date: Wednesday, July 28, 2021	Sheet 83 of	106

www.teknisi-indonesia.com

(Blanking)

LAR2 CZ

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title GPU (RSVD)		
Size A4	Document Number LAR-2 CZ	Rev -2
Date: Wednesday, July 28, 2021		Sheet 84 of 106

(Blanking)

LAR2 CZ

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title <div>GPU (RSVD)</div>	
Size <div>A4</div>	Document Number <div>LAR-2 CZ</div>
Date <div>Wednesday, July 28, 2021</div>	Rev <div>-2</div>
Sheet 85 of 106	

(Blanking)

LAR2 CZ

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>GPU (RSVD)</div>		
Size <div>A4</div>	Document Number <div>LAR-2 CZ</div>	Rev <div>-2</div>
Date <div>Wednesday, July 28, 2021</div>	Sheet <div>86</div>	of <div>106</div>


(Blanking)

LAR2 CZ


<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>GPU (RSVD)</div>		
Size <div>A4</div>	Document Number <div>LAR-2 CZ</div>	Rev <div>-2</div>
Date <div>Wednesday, July 28, 2021</div>	Sheet <div>87</div>	of <div>106</div>

(Blanking)


LAR2 CZ

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title GPU (RSVD)			
Size A4	Document Number LAR-2 CZ		Rev -2
Date: Wednesday, July 28, 2021		Sheet 88 of	106

EMI Spring




Screw Pad




RF CAPS


Stand Off



EMI CAPS



Test Point





LAR2 CZ

(Blanking)

LAR2 CZ

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title <div>INT IO (RSVD)</div>	
Size <div>A4</div>	Document Number <div>LAR-2 CZ</div>
Date <div>Wednesday, July 28, 2021</div>	Rev <div>-2</div>
Sheet 90 of 106	







LAR2 CZ

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **INT IO (FINGERPRINT)**






Size A4 Document Number **LAR-2 CZ** Rev **-2**

Date: Wednesday, July 28, 2021 Sheet 92 of 106



LAR2 CZ


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title EXT IO (ACTIVE PEN)			
Size A4	Document Number LAR-2 CZ		Rev -2
Date: Wednesday, July 28, 2021	Sheet 93	of 106	



(Blanking)

LAR2 CZ

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>EXT IO (RSVD)</div>		
Size <div>A4</div>	Document Number <div>LAR-2 CZ</div>	Rev <div>-2</div>
Date <div>Wednesday, July 28, 2021</div>	Sheet <div>95</div>	of <div>106</div>



(Blanking)

LAR2 CZ

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **Commercial (RSVD)**

Size A4	Document Number LAR-2 CZ	Rev -2
Date: Wednesday, July 28, 2021	Sheet 97 of 106	

(Blanking)

LAR2 CZ

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title <div>Commercial (RSVD)</div>	
Size <div>A4</div>	Document Number <div>LAR-2 CZ</div>
Date: Wednesday, July 28, 2021	Rev <div>-2</div>
Sheet 98 of 106	

(Blanking)


LAR2 CZ

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title <div>Debug (RSVD)</div>	
Size <div>A4</div>	Document Number <div>LAR-2 CZ</div>
Date <div>Wednesday, July 28, 2021</div>	Rev <div>-2</div>
Sheet 99 of 106	

5	4	3	2	1
D				
C				
B				
A				
(Blanking)				
<div>LAR2 CZ</div> <div> <div> <div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div> </div> <div> <div>Title</div> <div>Table of Content</div> <div> <div>Size</div> <div>Document Number</div> <div>Rev</div> </div> <div> <div>A4</div> <div>LAR-2 CZ</div> <div>-2</div> </div> <div> <div>Date: Wednesday, July 28, 2021</div> <div>Sheet 100 of 106</div> </div> </div> </div>				
5	4	3	2	1


(Blanking)


LAR2 CZ

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Change History		
Size A4	Document Number LAR-2 CZ	Rev -2
Date: Wednesday, July 28, 2021	Sheet 101 of	106

(Blanking)


LAR2 CZ

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Power Sequence</i>			
Size A4	Document Number LAR-2 CZ		Rev -2
Date:	Wednesday, July 28, 2021		Sheet 102 of 106




LAR2 CZ


APU SMBus Block Diagram




KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram



www.teknisi-indonesia.com

CLK Block Diagram

